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真比為 70dB，總功率消耗 38mW。 
Abstract 
In this report, a 20-Msample/sec and 12-bit 
resolution sigma delta modulator for 802.11a 
applications is presented. The distributed 
feedback with a forward input and resonator 
feedback schemes are utilized to implement 
this modulator. The fifth-order 3-bit quantizer 
single-loop sigma delta modulator achieves 
20-MS/s conversion ratio with 74dB of 
dynamic range and 70dB of peak 
signal-to-noise-distortion ratio. The circuit is 
implemented in a standard 0.18-µm 1P6M 
CMOS technology. The core area is 0.77mm2 
(1.1mm x 0.7mm) and the power consumption 
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是多位元量化  multi-stage noise shaping 










































Fig. 3： Fully differential telescopic op-amp 
 
Fig. 4：Common Mode FeedBack circuit 
5-3三位元量化器電路架構 
在三位元的量化器實現上，以 3-bit Flash 




的電路以 regenerative latch comparator來完





































 Table 1： Performance summary 
Specifications Value 
Sampling rate 160 MHz 
OSR 8 
Signal bandwidth 10 MHz 
Peak SNDR 70 dB 
Dynamic Range 74 dB 
Power consumption 38 mW 
Active Area 1.4×1.05 mm2, 1.8-V 
Process TSMC 1P6M 0.18um CMOS










Park [11] 14.5 2.5 0.35µm-5V 495 4.2 
Geerts [12] 12.5 6.25 0.65µm-5V 380 5.2 
Balmelli [5] 14 12.5 0.18µm-1.8V 200 0.49




作 FFT運算，並取得 power spectrum，以便









Fig. 8： Output spectrum of the modulator 
(post layout simulation). 
 






有 74dB的動態範圍。測試晶片使用 TSMC 
0.18um製程，使用面積為 0.77mm2 (1.1mm x  
0.7mm)。 
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